| Double Pumped |
Article Index for Double |
Website Links For Double |
Information AboutDouble Pumped |
| CATEGORIES ABOUT DOUBLE DATA RATE | |
| digital electronics | |
|
The simplest way to design a clocked Electronic Circuit performs one transfer per full cycle (rise and fall) of a Clock Signal . This, however, requires that the clock signal operate twice as fast as the data signals, which change at most once per transfer. When operating at high speed, Signal Integrity limitations constrain the clock Frequency . By using both edges of the clock, the data signals operate at the same limiting frequency, doubling the data transmission rate. This technique has been used for microprocessor Front Side Bus ses, Ultra-3 SCSI , the AGP bus, DDR SDRAM , and the HyperTransport bus on AMD 's Athlon 64 processors. An alternative to double or quad pumping is to make the link Self-clocking . This tactic was chosen by InfiniBand and PCI Express . Describing the speed of a double-pumped bus can be confusing. Each clock edge is referred to as a " Beat ", with two beats (one Upbeat and one Downbeat ) per cycle. Some people talk about the basic clock frequency, while others refer to the number of transfers per second. Careful usage generally talks about "500 MHz, double data rate" or "1000 MT/s", but people will refer casually to a "1000 MHz bus", even though no signal cycles faster than 500 MHz. DDR SDRAM popularized the technique of referring to the bus bandwidth in Megabytes Per Second , the product of the transfer rate and the bus width in bytes. DDR SDRAM operating with a 100 MHz clock is called DDR-200 (after its 200 MT/s data transfer rate), and a 64 bit (8 byte) wide DIMM operated at that speed is called PC-1600, after its 1600 MB/s peak (theoretical) bandwidth. SEE ALSO
|
|
|