| Static Timing Analysis |
Article Index for Static |
Website Links For Static |
Information AboutStatic Timing Analysis |
| CATEGORIES ABOUT STATIC TIMING ANALYSIS | |
| digital electronics | |
| electronic design automation | |
| formal methods | |
|
High-performance Integrated Circuits have traditionally been characterized by the Clock Frequency at which they operate. Gauging the ability of a circuit to operate at the specified speed requires an ability to measure, during the design process, its delay at numerous steps. Moreover, Delay Calculation must be incorporated into the inner loop of timing optimizers at various phases of design, such as Logic Synthesis , layout ( Placement and Routing ), and in in-place optimizations performed late in the design cycle. While such timing measurements can theoretically be performed using a rigorous Circuit Simulation , such an approach is liable to be too slow to be practical. Static timing analysis plays a vital role in facilitating the fast and reasonably accurate measurement of circuit timing. The speedup appears due to the use of simplified delay models, and on account of the fact that its ability to consider the effects of logical interactions between signals is limited. Nevertheless, it has become a mainstay of design over the last few decades; one of the earliest descriptions of a static timing approach was published in the 1970s. Definitions
The most prominent techniques for STA In static timing analysis, the word ''static'' alludes to the fact that this timing analysis is carried out in an input-independent manner, and purports to find the worst-case delay of the circuit over all possible input combinations. The computational efficiency (linear in the number of edges in the graph) of such an approach has resulted in its widespread use, even though it has some limitations. A method that is commonly referred to as PERT is popularly used in STA. In fact, PERT is a misnomer, and the so-called PERT method discussed in most of the literature on timing analysis refers to the CPM ( Critical Path method) that is widely used in project management. While the CPM-based methods are the dominant ones in use today, other methods for traversing circuit graphs, such as Depth-first Search , have been used by various timing analyzers. Statistical static timing analysis Statistical STA (SSTA) is a procedure that is becoming increasingly necessary to handle the complexities of process and environmental variations in integrated circuits. See Statistical Analysis And Design Of Integrated Circuits for a much more in-depth discussion of this topic. SEE ALSO
REFERENCES
|
|
|